

Need even

ID No: _____ Name: _____ Sec No.: _____

BIRLA INSTITUTE OF TECHNOLOGY AND SCIENCE, PILANI
II SEMESTER 2025-26

CS/ECE/EEE/INSTR F241 Microprocessor Programming & Interfacing

22-04-2026 (Wednesday)

QUIZ-6 (closed book)

Max Marks: 08

Max time: 10 Min

A

Answer only in the box provided

Q1. An 8086-based system uses a single 8259A PIC with the following configuration: [2M]

- Base vector address (ICW2) = 60H

At a given instant, the following conditions exist:

- IRR = 00101010b
- ISR = 00001000b
- IMR = 00000000b

63H

2M

What is the vector number of the interrupt in service ?

Q.2. C1 & C2 of 8254 are configured as event counters (C1 & C2 are independent of each other). Both of them are loaded with an initial value of FFFFH (16-bit counter). Write the instructions to latch the output of both C1 & C2 simultaneously. The count of C1 should be available in CX and count of C2 should be available in DX register. Write an ALP to do the needful. Base address of 8254 is A1H (Use base address next possible addresses for 8254 as required) [2+2+2 M]

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
SC1	SC0	RW1	RW0	M2	M1	M0	BCD
Selects Counter		Read/Write Control		Timer Mode		0 - binary 0000 - Interrupt T/C 1 - BCD 0000 - 0000 0001 - 0001 0010 - 0010 0011 - 0011 0100 - 0100 0101 - 0101 0110 - 0110 0111 - 0111 1000 - 1000 1001 - 1001 1010 - 1010 1011 - 1011 1100 - 1100 1101 - 1101 1110 - 1110 1111 - 1111	
00	Counter 0	00	Latch Counter	001	h/w re-triggerable one shot	0000	0000
01	Counter 1	01	R/W LSB	010	rate generator	0001	0001
10	Counter 2	10	R/W MSB	011	Square wave generator	0010	0010
11	Read Back Command	11	R/W LSB followed by MSB	1x0	s/w triggered strobe	0011	0011
				1x1	h/w triggered strobe	0100	0100

A0, A1 = 11		CS = 0		RD = 1		WR = 0	
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	COUNT	STATUS	CNT 2	CNT 1	CNT 0	0

D₇: 0 = Latch count of selected counter(s)
D₆: 0 = Latch status of selected counter(s)
D₅: 0 = Select Counter 2
D₄: 0 = Select Counter 1
D₃: 0 = Select Counter 0
D₂: Reserved for future expansion; Must be 0

MOV AL, 110X11X0b

OUT A7H, AL

IN AL, A3H

MOV CH, AL

IN AL, A3H

MOV CH, AL

IN AL, A5H

MOV DL, AL

IN AL, A5H

MOV DL, AL

1M

1M

1M

1M

1M

1M

wed even

ID No: _____ Name: _____ Sec No.: _____

BIRLA INSTITUTE OF TECHNOLOGY AND SCIENCE, PILANI
II SEMESTER 2025-26

CS/ECE/EEE/INSTR F241 Microprocessor Programming & Interfacing
22-04-2026 (Wednesday) QUIZ-6 (closed book)

Max time: 10 Min

Max Marks: 08

B

Answer only in the box provided

Q1. An 8086-based system uses a single 8259A PIC with the following configuration: [2M]

- Base vector address (ICW2) = 60H

At a given instant, the following conditions exist:

- IRR = 00101010b
- ISR = 00100000b
- IMR = 00000000b

65H . 2M

What is the vector number of the interrupt in service ?

Q.2. C0 & C2 of 8254 are configured as event counters (C1 & C2 are independent of each other). Both of them are loaded with an initial value of FFFFH (16-bit counter). Write the instructions to latch the output of both C1 & C2 simultaneously. The count of C1 should be available in CX and count of C2 should be available in DX register. Write an ALP to do the needful. Base address of 8254 is A1H (Use base address next possible addresses for 8254 as required) [2+2+2 M]

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
SC1	SC0	RW1	RW0	M2	M1	M0	BCD
Selects Counter		Read/Write Control		Timer Mode			
00	Counter 0	00	Latch Counter	000	Interrupt on T/C		0 - binary
01	Counter 1	01	R/W LSB	001	N/w re-triggerable one shot		0000
10	Counter 2	10	R/W MSB	010	rate generator		FFFF
11	Read Back Command	11	N/w LSB followed by MSB	011	Square wave generator		1 - BCD
				1x0	N/w triggered strobe		0000
				1x1	N/w triggered strobe		9999

A0, A1 = 11		CS = 0		RD = 1		WR = 0	
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	COUNT	STATUS	CNT 2	CNT 1	CNT 0	0

D₇: 0 = Latch count of selected counter(s)
 D₆: 0 = Latch status of selected counter(s)
 D₅: 1 = Select Counter 2
 D₄: 1 = Select Counter 1
 D₃: 1 = Select Counter 0
 D₂: Reserved for future expansion; Must be 0

MOV AL, 110x1x10b IM

Out AH, AL IM

IN AL, AH IM

MOV CX, al IM

IN AL, AH IM

MOV CX, al IM

IN al, AH IM

MOV dx, al IM

IN al, AH IM

MOV dx, al IM